Search for tag: "banks"

Thumbnail for entry Start an ESIstream Serial Interface Development with Versal ACAP and ADC EV12AQ600

Start an ESIstream Serial Interface Development…

duration 9 minutes 12 seconds

Start an ESIstream Serial Interface Development…

Start an ESIstream Serial Interface Development with Versal ACAP and ADC EV12AQ600

Start an ESIstream Serial Interface Development with Versal ACAP and ADC EV12AQ600

Get all information to accelerate your ESIstream high-speed serial interface development introducing the Versal ACAP ESIstream package based on the VCK190 Versal AI core development kit. The Versal…

adc
package
mode
hardware
communication
versal
stream
manager
device
script
button
signal
board
interface
python
end
vivado
directory
banks
acquisition
From  Microwave Journal 0 likes 2 plays 0