Search for tag: "vivado"

5 Media

Use our Ka-band Capable ADC EV10AS940 with the… duration 5 minutes 7 seconds Use our Ka-band Capable ADC EV10AS940 with the… Use our Ka-band Capable ADC EV10AS940 with the Latest ESIstream 62B64B High-speed Serial Interface	Use our Ka-band Capable ADC EV10AS940 with the Latest ESIstream 62B64B High-speed Serial Interface We have demonstrated our new microwave ADC EV10AS940 capable to directly digitize signals in multiple bands from low frequency to Ka-band. The ADC EV10AS940 is supported by the ESIstream 62B/64B… stream fpg zy lane script pattern sys interface speed synchronization target cele bitstream vivado fpga package communication frame transmitter module From Microwave Journal 0 likes 3 plays 0
Learn About ADX4 IP to Improve ADC RF Performance… duration 6 minutes 49 seconds Learn About ADX4 IP to Improve ADC RF Performance… Learn About ADX4 IP to Improve ADC RF Performance at Any Input Frequency and Temperature	Learn About ADX4 IP to Improve ADC RF Performance at Any Input Frequency and Temperature This tutorial video explains how to create a Vivado project to implement ADX4 IP on a Kintex Ultrascale FPGA starting from a VHDL design example and using EV12AQ600-ADX-EVM demo board. This tutorial… adc ip frequency input signal interface vivado fpga sample clock board gigahertz adx temperature performance dbc sfdr trigger acquisition From Microwave Journal 0 likes 3 plays 0
Simulate EV12AQ600 ADC ESIstream Serial Interface duration 6 minutes 4 seconds Simulate EV12AQ600 ADC ESIstream Serial Interface Simulate EV12AQ600 ADC ESIstream Serial Interface	Simulate EV12AQ600 ADC ESIstream Serial Interface Learn how to simulate the EV12AQ600 ADC ESIstream serial interface using Vivado simulator and testbench available in each ESIstream package (KU FPGA, Versal ACAP…). Learn about… latency stream adc receiver bench test simulation nanoseconds synchronization lane pattern ram fpg sample emulator end rate vivado sequence total From Microwave Journal 0 likes 3 plays 0
Start an ESIstream Serial Interface Development… duration 9 minutes 12 seconds Start an ESIstream Serial Interface Development… Start an ESIstream Serial Interface Development with Versal ACAP and ADC EV12AQ600	Start an ESIstream Serial Interface Development with Versal ACAP and ADC EV12AQ600 Get all information to accelerate your ESIstream high-speed serial interface development introducing the Versal ACAP ESIstream package based on the VCK190 Versal AI core development kit. The Versal… adc package mode hardware communication versal stream manager device script button signal board interface python end vivado directory banks acquisition From Microwave Journal 0 likes 2 plays 0
Get Started with the ESIstream Serial Interface… duration 9 minutes 46 seconds Get Started with the ESIstream Serial Interface… Get Started with the ESIstream Serial Interface of the EV12AQ600 ADC and a Xilinx FPGA	Get Started with the ESIstream Serial Interface of the EV12AQ600 ADC and a Xilinx FPGA You will learn how to easily download and create a Vivado project to implement the serial interface of the ADC EV12AQ600 or AQ605 to gain precious time in your development. You will learn how to… script package stream adc vivado fpga interface fpg manager hardware mode tickle communication frequency python description board pattern test clock From Microwave Journal 0 likes 3 plays 0