Search for tag: "fpg"

5 Media

Design an Agile Space Receiver Using EV12AQ600… duration 10 minutes 5 seconds Design an Agile Space Receiver Using EV12AQ600… Design an Agile Space Receiver Using EV12AQ600 ADC and PolarFire FPGA	Design an Agile Space Receiver Using EV12AQ600 ADC and PolarFire FPGA Learn how to download and create a Libero project to gain precious time in development of your space receiver design using ADC EV12AQ600 and FPGA PolarFire. EV12AQ600 ADC qualification report:… adc samples stream interface fpga mode package signal fpg sample tutorial script input fire radiation -12 test ramp implementation From Microwave Journal 0 likes 9,532 plays 0
Use our Ka-band Capable ADC EV10AS940 with the… duration 5 minutes 7 seconds Use our Ka-band Capable ADC EV10AS940 with the… Use our Ka-band Capable ADC EV10AS940 with the Latest ESIstream 62B64B High-speed Serial Interface	Use our Ka-band Capable ADC EV10AS940 with the Latest ESIstream 62B64B High-speed Serial Interface We have demonstrated our new microwave ADC EV10AS940 capable to directly digitize signals in multiple bands from low frequency to Ka-band. The ADC EV10AS940 is supported by the ESIstream 62B/64B… stream fpg zy lane script pattern sys interface speed synchronization target cele bitstream vivado fpga package communication frame transmitter module From Microwave Journal 0 likes 3 plays 0
Demonstration of Microwave ADC and DAC Digital… duration 4 minutes 28 seconds Demonstration of Microwave ADC and DAC Digital… Demonstration of Microwave ADC and DAC Digital Optical Harness PoC for Remote Architecture	Demonstration of Microwave ADC and DAC Digital Optical Harness PoC for Remote Architecture DAC and ADC product webpage: https://semiconductors.teledyneimaging.com/en/products/data-converters/ White paper: Can deterministic digital phased array control be delivered over fiber? … adc fiber synchronization signals control fpg fpga phase test boards signal demonstration pattern transmission coding speed protocol stream harness samples From Microwave Journal 0 likes 3 plays 0
Simulate EV12AQ600 ADC ESIstream Serial Interface duration 6 minutes 4 seconds Simulate EV12AQ600 ADC ESIstream Serial Interface Simulate EV12AQ600 ADC ESIstream Serial Interface	Simulate EV12AQ600 ADC ESIstream Serial Interface Learn how to simulate the EV12AQ600 ADC ESIstream serial interface using Vivado simulator and testbench available in each ESIstream package (KU FPGA, Versal ACAP…). Learn about… latency stream adc receiver bench test simulation nanoseconds synchronization lane pattern ram fpg sample emulator end rate vivado sequence total From Microwave Journal 0 likes 4 plays 0
Get Started with the ESIstream Serial Interface… duration 9 minutes 46 seconds Get Started with the ESIstream Serial Interface… Get Started with the ESIstream Serial Interface of the EV12AQ600 ADC and a Xilinx FPGA	Get Started with the ESIstream Serial Interface of the EV12AQ600 ADC and a Xilinx FPGA You will learn how to easily download and create a Vivado project to implement the serial interface of the ADC EV12AQ600 or AQ605 to gain precious time in your development. You will learn how to… script package stream adc vivado fpga interface fpg manager hardware mode tickle communication frequency python description board pattern test clock From Microwave Journal 0 likes 4 plays 0